You and the process

With a person
Anna, in-house recruiter
9 years hiring engineers
30 minutes with a real recruiter
They read your CV with you, on a call, and say where the offers are being lost.
Didn’t find what you were looking for? Tell us what to build
Astera Labs

AE| Principal Product Application Engineer (Scorpio)

  • Office
  • 6+ years

Salary

Not stated

Similar roles pay $150K - 230K a year · our estimate

AI summary

For members

The whole posting in a few lines. Sign up to read it here and on every role you open.

Sign Up to Read

Description

The company provides rack-scale AI infrastructure built on purpose-built connectivity products. It works with hyperscalers and ecosystem partners.

Its Intelligent Connectivity Platform combines CXL, Ethernet, NVLink, PCIe and UALink semiconductor technologies with its COSMOS software suite, aiming to link components into flexible systems for both scale-up and scale-out connectivity. A separate custom connectivity business builds tailored architectures for customers with unique infrastructure needs.

This role offers direct work with key ODMs, as well as hands-on time in the lab on the challenges of leading-edge semiconductor products. You will also help shape products and internal processes by feeding insights back to other teams. The role centers on supporting and designing in semiconductor products for PCIe and CXL.

Responsibilities

  • Give technical guidance to ODMs so they can solve design problems.
  • Produce collateral for current and upcoming products.
  • Share useful feedback with internal teams to improve products and processes.
  • Support key ODMs directly and debug in the lab.
  • Provide technical ownership of issue resolution, directing internal teams and communicating with customers through FAE and sales teams.
  • Travel as needed for on-site work, design reviews and system bring-up.
  • Support customers across regions.

Requirements

  • Bachelor's degree in electrical engineering required; Master's preferred.
  • At least 10 years designing complex SoC or silicon products with a high-speed interface, preferably PCIe.
  • Working knowledge of PCIe LTSSM at the physical layer, related standards and debug, with recent hands-on work on PCIe 4.0 at minimum.
  • Experience with PCIe 5.0 or CXL is preferred.
  • Silicon and system bring-up and debug in customer systems.
  • Hands-on use of lab tools such as protocol analyzers and exercisers, high-speed oscilloscopes or BERTs.
  • Ability to write clear, precise documentation, including application notes and guides for internal and external readers.
  • An entrepreneurial, open-minded approach, with the customer's needs in mind.
  • Preferred: experience triaging customer issues that span silicon, firmware, board design and the wider system.
  • Preferred: experience developing or supporting PCIe or Ethernet switch or retimer products.
  • Preferred: PCIe compliance testing methods and troubleshooting.
  • Preferred: comfort with semiconductor-related software and firmware, such as C firmware development and Python scripting or similar languages.
  • Preferred: understanding of data center systems, including servers, JBOGs/JBODs and networking switches, routers and interconnects.

Conditions

Travel is required for on-site activities, reviews and system bring-up.

The company encourages applications from people with relevant experience regardless of background, including people of color, LGBTQ+ and non-binary people, veterans, parents and people with disabilities.

Where you’d work

From the office

About the company

Astera Labs

Office in San Jose, United States

1 of their 8 open roles is remote

Your chances

Worth a look before you spend an evening tailoring a CV for it.

  • 19 checks run
  • 2 red flags

Still hiring?

13 checks

1 red flag

How crowded?

6 checks

1 red flag

Fits Me

How well does this role fit you?

Answer a few questions or drop your CV, and every role gets a fit score with the reasons, this one first.

  • Your field
  • Level
  • Stack
  • Work model
  • Salary floor
  • Must-haves
Details9 facts · Role, Location, Compensation
Tech stack
  • Python
Seniority
Principal
Region
United States
Pay period
Annual
Show 5 more factsShow less

Role

Category
Development
Seniority
Principal
Experience
10+ years
Tech stack
  • Python

Location

Work model
Office
Region
United States
Office
  • San Jose, United States

Compensation

Salary
Salary by agreement
Pay period
Annual

Something wrong with this vacancy?

Similar vacancies

Share this vacancy

What's wrong with it?

The employer never sees who reported.

Reason