Still hiring?
14 checks3 red flags
Browse
All Tech JobsThe whole board, newest first.Roles That Fit MeAnswer a few questions, see your matches.Early WindowFound before the big boards.Direct ApplyStraight to the manager, past the ATS.By specialty
Your materials
CV AnalyzerWhat an ATS sees, and what to fix.Tailor CVBrought in line with one posting.Cover LetterWritten from your CV and the role.You and the process
Hey, I’m Wayjo. I find roles before the big boards.
Free to browse. An account unlocks the rest.
Jobs
All Tech JobsThe whole board, newest first.Roles That Fit MeAnswer a few questions, see your matches.Early WindowFound before the big boards.Direct ApplyStraight to the manager, past the ATS.$95,640/ year
The whole posting in a few lines. Sign up to read it here and on every role you open.
Sign Up to ReadJob Details:
As a member of the PTD Litho Frame Automation Team (FRAT) in LTD (Logic Technology Development), you will be responsible for process design rule definition, construction and validation of lead certification Tape-in Collaterals for Intel's next generation process technology and products. You will be responsible for the validation and creation of VLSI layout that will enable fundamental process development.
Your responsibilities will include but will not be limited to:
Verify VLSI layout adherence to complex layout design rules, specifically ownership in Quality Assurance of FRAT designs across all Intel process nodes
Troubleshoot design and PDK(Process Design Kit) verification issues with complex physical design flows, both industry standard and Intel tools and flows
Write/update software code for cell design and testcases, verification and package design content for distribution
CAD design development and support of LTD Tape-in Collateral Library for ALL Intel Process Technology nodes including CR experimental Path Finding projects
Collaborating, directing, extracting, executing designs and constructs that will be used for process implementation, monitoring, improvement and development well ahead of any other team in LTD. This interaction will be with a very diverse team including Litho, Integration, Device, Test Chip, Tape Out, and OPC and RET (Reticle Enhancement Team) experts. These designs will be used during development, refined and then made available for HVM (High Volume Manufacturing)
From the office
Intel
Office in United States
Also hiring in Toronto, Canada, Phoenix, United States, Austin, United States and 2 more places
1 of their 101 open roles is remote
Worth a look before you spend an evening tailoring a CV for it.
Still hiring?
14 checks3 red flags
How crowded?
7 checks1 red flag
How well does this role fit you?
Answer a few questions or drop your CV, and every role gets a fit score with the reasons, this one first.
Something wrong with this vacancy?
$83,200 - 104,000 / year
$197,300 - 225,100 / year